Authors:
Dalla Betta, GF
Boscardin, M
Bosisio, L
Rachevskaia, I
Zen, M
Zorzi, N
Citation: Gf. Dalla Betta et al., Development of a fabrication technology for double-sided AC-coupled silicon microstrip detectors, NUCL INST A, 460(2-3), 2001, pp. 306-315
Citation: L. Ravezzi et al., Compact CMOS implementation of a low-power, current-mode programmable cellular neural network, INT J CIRCU, 29(3), 2001, pp. 299-310
Authors:
Verzellesi, G
Dalla Betta, GF
Pignatel, GU
Citation: G. Verzellesi et al., Analytical model for the ohmic-side interstrip resistance of double-sided silicon microstrip detectors, IEEE NUCL S, 48(4), 2001, pp. 972-976
Authors:
Da Rold, M
Bacchetta, N
Bisello, D
Cavone, M
Dalla Betta, GF
De Liso, G
Dell'Orso, R
Fuochi, PG
Lanza, A
Messineo, A
Mihul, A
Militaru, O
Paccagnella, A
Tonelli, G
Verdini, PG
Verzellesi, G
Wheadon, R
Citation: M. Da Rold et al., Multiguard structures for high-voltage operation of radiation-damaged silicon detectors, NUOV CIM A, 112(1-2), 1999, pp. 13-22
Authors:
Dalla Betta, GF
Boscardin, M
Bosisio, L
Carmel-Barnea, N
Ferrario, L
Pignatel, GU
Rachevskaia, I
Zen, M
Zorzi, N
Citation: Gf. Dalla Betta et al., Feasibility study for double-sided silicon microstrip detector fabricationat IRST, NUCL INST A, 431(1-2), 1999, pp. 83-91
Authors:
Da Rold, M
Bacchetta, N
Bisello, D
Paccagnella, A
Dalla Betta, GF
Verzellesi, G
Militaru, O
Wheadon, R
Fuochi, PG
Bozzi, C
Dell'Orso, R
Messineo, A
Tonelli, G
Verdini, PG
Citation: M. Da Rold et al., Study of breakdown effects in silicon multiguard structures, IEEE NUCL S, 46(4), 1999, pp. 1215-1223
Authors:
Verzellesi, G
Dalla Betta, GF
Pignatel, GU
Soncini, G
Citation: G. Verzellesi et al., Two-dimensional numerical simulation of edge-generated currents in type-inverted, p(+)-n single-sided silicon microstrip detectors, IEEE NUCL S, 46(4), 1999, pp. 1253-1257
Authors:
Verzellesi, G
Dalla Betta, GF
Bosisio, L
Boscardin, M
Pignatel, GU
Soncini, G
Citation: G. Verzellesi et al., On the accuracy of generation lifetime measurement in high-resistivity silicon using PN gated diodes, IEEE DEVICE, 46(4), 1999, pp. 817-820