Citation: Sf. Hsiao et Jm. Tseng, Parallel, pipelined and folded architectures for computation of 1-D and 2-D DCT in image and video codec, J VLSI S P, 28(3), 2001, pp. 205-220
Citation: Sf. Hsiao et Wr. Shiue, A new hardware-efficient algorithm and architecture for computation of 2-DDCTs on a linear array, IEEE CIR SV, 11(11), 2001, pp. 1149-1159
Citation: Dj. Newham et Sf. Hsiao, Knee muscle isometric strength, voluntary activation and antagonist co-contraction in the first six months after stroke, DISABIL REH, 23(9), 2001, pp. 379-386
Citation: Jh. Lin et al., Predicting long-term care institution utilization among post-rehabilitation stroke patients in Taiwan: a medical centre-based study, DISABIL REH, 23(16), 2001, pp. 722-730
Citation: Sf. Hsiao et al., Redundant constant-factor implementation of multi-dimensional CORDIC and its application to complex SVD, J VLSI S P, 25(2), 2000, pp. 155-166
Citation: Sf. Hsiao et al., Design and implementation of a novel linear-array DCT/IDCT processor with complexity of order log(2) N, IEE P-VIS I, 147(5), 2000, pp. 400-408
Citation: Sf. Hsiao et Cy. Lau, Design of a unified arithmetic processor based on redundant constant-factor CORDIC with merged scaling operation, IEE P-COM D, 147(4), 2000, pp. 297-303
Citation: Sf. Hsiao et Wr. Shiue, Design of low-cost and high-throughput linear arrays for DFT computations:Algorithms, architectures, and implementations, IEEE CIR-II, 47(11), 2000, pp. 1188-1203
Citation: Sf. Hsiao et al., VLSI design of an efficient embedded zerotree wavelet coder with function of digital watermarking, IEEE CONS E, 46(3), 2000, pp. 628-636
Citation: Sf. Jeng et al., Alberta infant motor scale: Reliability and validity when used on preterm infants in Taiwan, PHYS THER, 80(2), 2000, pp. 168-178
Citation: Sf. Hsiao et Jy. Chen, Design, implementation and analysis of a new redundant CORDIC processor with constant scaling factor and regular structure, J VLSI S P, 20(3), 1998, pp. 267-278