Citation: R. Pendurkar et al., Switching activity generation with automated BIST synthesis for performance testing of interconnects, IEEE COMP A, 20(9), 2001, pp. 1143-1158
Citation: K. Sasidhar et al., Boundary scan-based relay wave propagation test of arrays of identical structures, IEEE COMPUT, 50(10), 2001, pp. 1007-1019
Authors:
Renovell, M
Portal, JM
Figueras, J
Zorian, Y
Citation: M. Renovell et al., An approach to minimize the test configuration for the logic cells of the Xilinx XC4000 FPGAs family, J ELEC TEST, 16(3), 2000, pp. 289-299
Authors:
Psarakis, M
Gizopoulos, D
Paschalis, A
Zorian, Y
Citation: M. Psarakis et al., Sequential fault modeling and test pattern generation for CMOS iterative logic arrays, IEEE COMPUT, 49(10), 2000, pp. 1083-1099