Authors:
EIMORI T
OASHI T
MORISHITA F
IWAMATSU T
YAMAGUCHI Y
OKUDA F
SHIMOMURA K
SHIMANO H
SAKASHITA N
ARIMOTO K
INOUE Y
KOMORI S
INUISHI M
NISHIMURA T
MIYOSHI H
Citation: T. Eimori et al., APPROACHES TO EXTRA LOW-VOLTAGE DRAM OPERATION BY SOI-DRAM, I.E.E.E. transactions on electron devices, 45(5), 1998, pp. 1000-1009
Authors:
HAMAMOTO T
TSUKUDE M
ARIMOTO K
KONISHI Y
MIYAMOTO T
OZAKI H
YAMADA M
Citation: T. Hamamoto et al., 400-MHZ RANDOM COLUMN OPERATING SDRAM TECHNIQUES WITH SELF-SKEW COMPENSATION, IEEE journal of solid-state circuits, 33(5), 1998, pp. 770-778
Citation: T. Inoue et K. Arimoto, DEVELOPMENT AND IMPLEMENTATION OF CAE SYSTEM HEARTS FOR HEAT-TREATMENT SIMULATION-BASED ON METALLO-THERMO-MECHANICS, Journal of materials engineering and performance, 6(1), 1997, pp. 51-60
Authors:
KAWAI S
ISHII N
ARIMOTO K
OKIGAKI T
KONDO T
Citation: S. Kawai et al., RELATIONSHIP BETWEEN APOLIPOPROTEIN-E (APOE) GENOTYPE AND THE RISK OFDIALYSIS-RELATED AMYLOIDOSIS, Journal of the American Society of Nephrology, 8, 1997, pp. 1107-1107
Authors:
TOMISHIMA S
MORISHITA F
TSUKUDE M
YAMAGATA T
ARIMOTO K
Citation: S. Tomishima et al., A LONG DATA RETENTION SOI DRAM WITH THE BODY REFRESH FUNCTION, IEICE transactions on electronics, E80C(7), 1997, pp. 899-904
Citation: A. Yasuoka et K. Arimoto, CIRCUIT TECHNOLOGY FOR GIGA-BIT LOW VOLTAGE OPERATING SOI-DRAM/, IEICE transactions on electronics, E80C(3), 1997, pp. 436-442
Authors:
ITO H
SENSUI H
ARIMOTO K
MIURA K
HOSOMI A
Citation: H. Ito et al., NEW ACCESS TO CROSS-COUPLING REACTION BETWEEN ARYLSILANES OR HETEROARYLSILANES AND ARYL HALIDES MEDIATED BY A COPPER(I) SALT, Chemistry Letters, (7), 1997, pp. 639-640
Authors:
ITO H
ISHIZUKA T
ARIMOTO K
MIURA K
HOSOMI A
Citation: H. Ito et al., GENERATION OF A REDUCING REAGENT FROM COPPER(I) SALT AND HYDROSILANE - NEW PRACTICAL METHOD FOR CONJUGATE REDUCTION, Tetrahedron letters, 38(51), 1997, pp. 8887-8890
Citation: H. Ito et al., DIRECT ALKYNYL GROUP-TRANSFER FROM SILICON TO COPPER - NEW PREPARATION METHOD OF ALKYNYLCOPPER(I) REAGENTS, Tetrahedron letters, 38(22), 1997, pp. 3977-3980
Authors:
TSURUDA T
KOBAYASHI M
TSUKUDE M
YAMAGATA T
ARIMOTO K
YAMADA M
Citation: T. Tsuruda et al., HIGH-SPEED HIGH-BANDWIDTH DESIGN METHODOLOGIES FOR ON-CHIP DRAM CORE MULTIMEDIA SYSTEM LSIS/, IEEE journal of solid-state circuits, 32(3), 1997, pp. 477-482
Authors:
SHIMOMURA K
SHIMANO H
SAKASHITA N
OKUDA F
OASHI T
YAMAGUCHI Y
EIMORI T
INUISHI M
ARIMOTO K
MAEGAWA S
INOUE Y
KOMORI S
KYUMA K
Citation: K. Shimomura et al., A 1-V 46-NS 16-MB SOI-DRAM WITH BODY CONTROL TECHNIQUE, IEEE journal of solid-state circuits, 32(11), 1997, pp. 1712-1720
Citation: M. Tsukude et al., A 1.2 TO 3.3-V WIDE VOLTAGE-RANGE LOW-POWER DRAM WITH A CHARGE-TRANSFER PRESENSING SCHEME/, IEEE journal of solid-state circuits, 32(11), 1997, pp. 1721-1727
Authors:
KUGE S
MORISHITA F
TSURUDA T
TOMISHIMA S
TSUKUDE M
YAMAGATA T
ARIMOTO K
Citation: S. Kuge et al., SOI-DRAM CIRCUIT TECHNOLOGIES FOR LOW-POWER HIGH-SPEED MULTIGIGA SCALE MEMORIES, IEICE transactions on electronics, E79C(7), 1996, pp. 997-1002
Authors:
YAMAGUCHI Y
OASHI T
EIMORI T
IWAMATSU T
MIYAMOTO S
SUMA K
TSURUDA T
MORISHITA F
HIROSE M
HIDAKA H
ARIMOTO K
FUJISHIMA K
INOUE Y
NISHIMURA T
MIYOSHI H
Citation: Y. Yamaguchi et al., FEATURES OF SOI DRAMS AND THEIR POTENTIAL FOR LOW-VOLTAGE AND OR GIGA-BIT SCALE DRAMS/, IEICE transactions on electronics, E79C(6), 1996, pp. 772-780
Authors:
TOMISHIMA S
KUGE S
TSUKUDE M
YAMAGATA T
ARIMOTO K
Citation: S. Tomishima et al., A BLANKET SOURCE LINE ARCHITECTURE WITH TRIPLE METAL FOR GIGA SCALE MEMORY LSIS, IEICE transactions on electronics, E79C(6), 1996, pp. 808-811
Authors:
YAMADA RH
UJIIE H
KERA Y
NAKASE T
KITAGAWA K
IMASAKA T
ARIMOTO K
TAKAHASHI M
MATSUMURA Y
Citation: Rh. Yamada et al., PURIFICATION AND PROPERTIES OF D-ASPARTATE OXIDASE FROM CRYPTOCOCCUS-HUMICOLUS UJ1, Biochimica et biophysica acta. Protein structure and molecular enzymology, 1294(2), 1996, pp. 153-158
Authors:
KUGE S
MORISHITA F
TSURUDA T
TOMISHIMA S
TSUKUDE M
YAMAGATA T
ARIMOTO K
Citation: S. Kuge et al., SOI-DRAM CIRCUIT TECHNOLOGIES - FOR LOW-POWER HIGH-SPEED MULTIGIGA SCALE MEMORIES, IEEE journal of solid-state circuits, 31(4), 1996, pp. 586-591
Authors:
SAKASHITA N
NITTA Y
SHIMOMURA K
OKUDA F
SHIMANO H
YAMAKAWA S
TSUKUDE M
ARIMOTO K
BABA S
KOMORI S
KYUMA K
YASUOKA A
ABE H
Citation: N. Sakashita et al., A 1.6-GB S DATA-RATE 1-GB SYNCHRONOUS DRAM WITH HIERARCHICAL SQUARE-SHAPED MEMORY BLOCK AND DISTRIBUTED BANK ARCHITECTURE/, IEEE journal of solid-state circuits, 31(11), 1996, pp. 1645-1655
Authors:
YAZAKI T
ASOU H
ARIMOTO K
TOYA S
UYEMURA K
Citation: T. Yazaki et al., DECREASE OF NCAM EXPRESSION AND ASTROCYTE-NEURON INTERACTION IN LONG-TERM CULTURED ASTROCYTES, NeuroReport, 6(8), 1995, pp. 1085-1088
Citation: K. Arimoto et K. Morooka, HYALURONECTIN (HN) EXPRESSION IN GLIAL-CELL CULTURE IN RESPONSE TO CELLULAR INSULTS UNDER DIFFERENTIATION STIMULI, Journal of neurochemistry, 65, 1995, pp. 116-116
Authors:
YAMAGATA T
TOMISHIMA S
TSUKUDE M
TSURUDA T
HASHIZUME Y
ARIMOTO K
Citation: T. Yamagata et al., LOW-VOLTAGE CIRCUIT-DESIGN TECHNIQUES FOR BATTERY-OPERATED AND OR GIGA-SCALE DRAMS/, IEEE journal of solid-state circuits, 30(11), 1995, pp. 1183-1188
Authors:
KAWAHARA K
TAKAGI K
ARIMOTO K
MOROOKA K
TADA H
HOSHINO K
KANZAKI M
Citation: K. Kawahara et al., COEXISTENCE OF EPILEPTIC FOCI IN CHILDREN WITH EPILEPSY WITH FRONTAL OR FRONTOPOLAR FOCUS, Epilepsia, 36, 1995, pp. 77-77